Abstract-Large differences in charge buildup in SOI buried oxides are observed for x-ray and CO-60 irradiations of SIMOX and Unibond transistors, with CO-60 response typicatly being worse than x-ray. These results are consistent with expectations derived from previous work on the relative charge yield vs. field in thick oxides. The effects of bias cotilguration and substrate type on charge buildup and hardness assurance issues are explored, via experiments and simulation. The worst-case bias condition is found to be either the off-state or transmission gate configuration. Simulations of the buried oxide electric field in the various bias configurations are used to itJustrate the factors that affect charge transport and trapping in the buried oxides. Hardness assurance implications are discussed.
I. INTRODUCTION
T he small charge-collection volume and p-n junction area of silicon-on-insulator (SOI) integrated circuits (ICS) give them advantages over conventional bulk silicon ICS for single event upset and high dose rate transient upset effects. Unlike bulk-silicon CMOS ICS, SOI CMOS ICS are also completely immune to four layer p-n-p-n Iatchup-The totaldose hardness of a SOI IC is determined by radiation-induced charge buildup in the gate, field, and buried oxides. The buried oxide makes hardening SOI ICS to total-dose irradiation more complex and challenging than hardening bulk-silicon ICS.
The radiation hardness of ICS is often evaluated using x-ray radiation sources. However, because of differences in electron-hole charge yield [ 1]- [7] (i.e., the number of electron hole pairs that escape initial recombination) and dose [7] . This is especially true for SOI buried oxides, where up to a 300'%0difference in back-gate threshold voltage shifts has been observed for thick ZMR buried oxides [7] and 50% for SIMOX buried oxides [7] . This is primarily due to large differences between x-ray and CO-60 charge yield at the low electric fields (< 0.2 MV/cm) normally present in SOI buried oxides, as shown in Figure 1 .
The fist investigation of the differences between x-ray and CO-60 irradiations on charge buildup in SOI buried oxides was performed on relatively crude transistor structures without body ties and poor-grade SOI buried oxides [7] (by today's standards). Since this original study, considerable improvements have been made in buried oxide quality, and new types of SOI substrates have been developed. In this work, we first revisit whether differences in degradation from x-ray and CO-60 irradiation exist for SOI wafers fabricated using current technologies. The impact of bias configuration on differences in device response for x-ray and CO-60 irradiations is extensively studied. In addition, hardness assurance test options for estimating CO-60 irradiated device response using x-ray radiation sources are explored.
II. EXPERIMENTAL DETAtLS

A. Devices
Transistors were fabricated in Sandia's Microelectronic Development Laboratory using a 5-V radiation-hardened partially-depleted SOI technology known as CMOS6rs. This technology is similar to Sandia's bulk-silicon CMOS6r technology described previously [9] , except that it is fabricated on SOI substrates. The CMOS6rs technology has an effective gate length of 0.5 pm, a gate-oxide thickness of 12.5 run, and a hardened shallow trench for transistor isolation. Transistors were fabricated using either standarddose SIMOX wafers with a buried oxide thickness of -370 nm and a top silicon thickness of 170 urn, or Unibond wafers with a buried oxide thickness of 400 run and a top silicon thickness of 185 nm. SIMOX and Unibond substrates are presently the two most common types of substrates used for SOI device fabrication.
Both closed-geometry and standard transistors were fabricated. For the closed-geometry transistors, radiation-induced field oxide (sidewall) parasitic leakage does not contribute to the gate or buried oxide current-voltage (I-V) measurements. Closed-geometry transistor data showed back-gate threshold voltage shifts similar to standard transistor data, indicating that field-oxide parasitic leakage did not affect investigations of the buried oxide. In this paper, data are presented only for the standard transistors, which were fabricated with body ties.
B. Radiation Sources
10-keV x-ray irradiations were performed on n-channel transistors at both the wafer and packaged part level (without lids) using an ARACOR Model 4100 Semiconductor X-ray Irradiator. No differences were observed between x-ray irradiations at the wafer or package level, indicating that the packaging process did not affect the radiation response. Cobalt-60 irradiations were performed on delidded devices in a Garnmacell 220. All irradiations were performed at room temperature. Unless otherwise specified, an equilibrium dose rate of 50 rad(Si02)/s was used for both x-ray and CO-60 irradiations, with no correction for dose enhancement effects for the x-ray irradiations. Relative errors in dose between the two sources are estimated to be less than HO% [2], [10] .
C. Measurements
Bias was removed from the transistors 5 s after irradiation, and I-V measurements were taken using a computercontrolled Hewlett-Packard 4062 parametric analyzer. Both top-gate and back-gate threshold voltage measurements were taken. The back-gate transistor consists of the bottom of the substrate (gate), the buried oxide, and the source, drain, and body contacts of the top-gate transistor. All measurements were taken with a drain bias of 1 V to eliminate the possibility of charging effects of the buried oxide caused by impact ionization in the channel region [11] . The different bias conditions used in this study are summarized in Table 1 . The bias labels VG, Vs, V~, V~, and V,ub correspond to the gate, source, drain, body, and substrate (bottom of the wafer) contacts, respectively. The ON, OFF, and TG (transmission gate) bias conditions are typical bias conditions for n-channel transistors in operating ICS. The O V bias configuration is typical of a powered-off system. The substrate bias was zero unless noted otherwise.
D. Simulations
Simulations of the CMOS6rs technology were performed using the Davinci three-dimensional device simulator [12] . Doping profiles were obtained from two-dimensional TSUPREM-4 process simulations, and model parameters were validated by comparing simulated I-V curves to experimental data.
III. RESULTS
In Figure 2 , we show a typical series of pre-and postirradiation subthreshold I-V curves measured at the packaged part level for a standard CMOS6rs 2.3x 0.5 pm n-channel SOI transistor fabricated on a Unibond wafer. The transistor was irradiated with the CO-60 source at 50 rad(Si02)/s and 2 was biased in the OFF condition during irradiation. Figure 2 (a) is a plot of the back-gate I-V characteristics as a function of dose. As the total dose level increases, the threshold voltage of the back-gate transistor is significantly reduced. For total dose levels 2200 krad(Si02) the threshold voltage has decreased enough to cause significant drain-tosource leakage current (IDs) through the back channel when the transistor should be off (VGs = O V). This back-channel leakage current has a direct impact on the I-V curves measured for the top-gate transistor, as shown in Figure 2 (b) .
Both the overall buildup rate of radiation-induced charge and the correlation between x-ray and CO-60 exposures of thermal oxides have been shown to depend on the transistor bias during irradiation
. It is therefore likely that the correlation between x-ray and CO-60 radiationinduced charge buildup in SOI buried oxides will also depend on transistor bias during irradiation. Figure 3 illustrates the effect of bias configuration during irradiation on back-gate threshold voltage shifts for transistors fabricated on SIMOX substrates. The back-gate threshold voltage shift is plotted for transistors irradiated up to 1 Mrad(Si02) with 10-keV x rays at a dose rate of 50 rad(Si02)/s with different bias configurations.
For these transistors, the transmission gate bias configuration (TG] is the worst case for total doses less than 1 Mrad(Si02). This is consistent with previously reported results for the worst-case bias configuration for partially-depleted transistors [15] . There is a negligible difference between the ON and O V bias irradiations, indicating that the top-gate bias has little or no effect on the back-gate threshold voltage shifts of partially-depleted transistors. This is simply an indication that the top-gate bias does not significantly impact the electric field in the buried oxide. Figure 4 is also a plot of the back-gate threshold voltage shift for transistors fabricated on SIMOX substrates, but this time irradiated using a CO-60 source at a dose rate of 50 rad(Si02)/s. At doses .S 200 krad(SiOJ, the TG is again the worst case radiation bias condition. At high total dose levels, the radiation-induced shift in the back-gate threshold voltage begins to saturate for the TG data (note: this might also be due to interface traps); the OFF bias condition induces a larger shift. By comparing Figs. 3 and 4, we observe that the trends in the radiation-induced back-gate threshold voltage shifts as a function of bias condition are qualitatively similar for both types of irradiation source.
In Figure 5 we plot the ratio of x-ray to CO-60 induced back-gate threshold voltage shifts (hereafter referred to as the correlation ratio) as a function of total dose. Data are shown for three of the typical IC bias conditions (O V, OFF, and TG). Values less than one indicate that the CO-60 irradiations induce a larger shift in the back-gate threshold voltage than x rays, while for values greater than one the x-ray irradiations induce a larger shift. For all bias conditions we see a gradual increase in the correlation ratio with dose. We also see that for doses up to 200 krad(Si02), the correlation ratio for a~l bias conditions is less than one, which is not unexpected given the differences in charge yield between CO-60 and x-ray irradiations [1] . With the exception of the TG data at 20 krad(SiOz), the curves are roughly the same up to 200 krad(SiOz). At higher doses, there are saturation effects clearly visible in the total dose response at these levels [16] . In fact the threshold voltage shifts induced by CO-60 begin to saturate at a lower total dose level than the threshold voltage shifts induced by x-ray irradiation. As a result, the threshold voltage shift induced by x rays actually exceeds that induced by Co-60 irradiation for the TG bias configuration at dose levels >200 krad(Si02) and the correlation ratio exceeds one.
Although the correlation ratio for each bias configuration is about the same for doses up to -200 krad(Si02), the actual back-gate threshold voltage shifts are different, as more clearly illus~ated in Figure 6 . In this figure we plot the backgate threshold voltage shift at 200 krad(SiOJ for both the xray and CO-60 irradiations for the three bias configurations. The TG bias configuration induces the largest threshold voltage shifts, -10 V larger than for the O V bias configuration.
For all the bias conditions shown at 200 krad(SiOz), the CO-60 irradiations induced larger shifts in the back-gate threshold voltage than the x-ray irradiations.
Transistors fabricated on Unibond wafers were also irradiated using the OFF and O V bias configurations. Results for these bias conditions are qualitatively similar to the SIMOX data. The largest difference in back-gate threshold voltage shift between x-ray and CO-60 irradiations was observed for the OFF bias configuration for these transistors. Figure 7 is a plot of the back-gate threshold voltage shift for the transistors fabricated on Unibond substrates irradiated with x rays at dose rates of 50 and 1667 rad(Si02)/s and with CO-60 gamma rays at a dose rate of 50 rad(Si02)/s. The transistors were irradiated in the OFF bias configuration. For total dose levels up to 500 krad(Si02), there is no significant difference between the x-ray irradiations at 50 and 1667 rad(Si02)/s. However, at higher dose levels, the backgate threshold voltage shift is smaller at the lower dose rate, consistent with interface-trap buildup at the back gate. These results are consistent with previous work on interface traps in bonded SOI [17] . The CO-60 induced back-gate threshold voltage shifts mirror the x-ray data, but are shifted to lower dose levels. For example, at the same dose rate, the dose required to induce a -20 V back-gate threshold voltage shift is -60% higher for the x-ray irradiations than for the CO-60 irradiations [160 krad(Si02) vs. 100 krad(Si02)]. This compares to a -40Y0 difference in the OFF bias results for transistors fabricated on SIMOX wafers.
The difference in response between the transistors on SIMOX and Unibond may be due to differences in trap distributions in the buried oxides. For a given dose, we observe significantly larger back-gate threshold voltage shifts in OFF biased transistors on Unibond vs. SIMOX substrates, as illustrated in Figure 8 . While for the O V bias condition little difference is observed between the SIMOX and Unibond data, for the OFF bias condition a greater than 10 V difference in the back-gate threshold voltage shifts is observed at 200 krad(Si02). Interestingly, this difference is larger than the difference we observe between CO-60 and xray data for a given substrate type. Figure 9 shows the x-ray to CO-60 correlation ratio for transistors fabricated on Unibond substrates as a function of total dose for the O V and OFF bias conditions. UnIike the SIMOX results in Figure 5 , the correlation ratios for the two bias conditions are not the same at any dose. For the O V data, the correlation ratio increases gradually with dose, similar to the SIMOX data. However, between 100 and 500 krad(Si02), the correlation ratio for the OFF bias configuration remains constant at about 0.7, above which it increases dramatically. The significant differences between trends in the correlation ratio for SIMOX and Unibond transistors may be due to the different charge trapping properties of the SIMOX and Unibond buried oxides. For example, note that at 1 Mrad(Si02), we see a 10 V larger shift in backgate threshold voltage for the Unibond transistors. These dissimilarities in charge trapping could impact spacecharge effects in the buried oxide, as discussed below.
Our SIMOX and Unibond data are consistent with previously published results, in which a 5090 difference was observed between CO-60 and x-ray results for transistors fabricated without body ties on SIMOX substrates [7] . However, in the previous work the worst-case bias configuration was determined to be the ON bias configuration.
This worst-case bias configuration is not consistent with our results, and may be due to the lack of body ties and relatively thick silicon channel region for the transistors in the earlier work, andlor differences in the quality (trap density and distribution) of the buried oxides.
IV. DISCUSSION
Some of the differences in back-gate threshold voltage shifts between the x-ray and CO-60 irradiations are due to differences in the charge yield between x-ray and CO-60 irradiations at low electric fields (Figure 1 ). Figure 10 shows pre-irradiation electrostatic potential distributions in the SIMOX transistors for three different bias conditions (the potential distributions are similar in the Unibond transistors). To interpret this figure, it is essential to note that the radiation-induced holes generated in the buried oxide will transport to regions of lower potential, following electric field lines which are always perpendicular to the potential contours. The electric field is lowest throughout the buried oxide for the O V case. The potential contours in the buried oxide for the ON case (not shown here) are identical to the O V case, consistent with the similarity in part responses for these bias conditions.
For both the O V and ON bias configurations, the electric fields in the buried oxide are produced by the work function differences between the n-type source and drains and the bottom substrate (p-type), leading to very low fields in the buried oxide (-0.01 MV/cm). For the OFF bias configuration, the electric field in the buried oxide is very non-uniform. Under the drain region in the buried oxide the field is -0.1 MV/cm, uniform, and points downward. Radiation-induced holes under the drain therefore transport to the bottom buried oxide interface, where they are not as effective at causing back-gate threshold voltage shifts. However, near the drain edge in the buried oxide the field lines point toward a region that is under the channel at the top J * . 4 buried oxide interface. Thus, the radiation-induced holes generated in this region will transport toward the top interface where they can be trapped. The potential contours for the TG configuration are similar. However, because both the source and drain are reverse-biased, radiation-induced holes generated at both the source and drain edge will transport to the low potential region under the channel at the top buried oxide interface. Holes trapped near the top buried oxide interface can significantly shift the n-channel transistor's back-gate threshold voltage. These two bias configurations (OFF and TG) therefore generally cause the largest back-gate threshold voltage shifts, which may ultimately limit the radiation hardness of SOI ICS as a result of back-gate parasitic leakage current [18] , [19] .
The parallel shifts in back-gate I-V characteristics shown in Figure 2 suggest that the radiation-induced shifts in back-gate threshold voltage are mainly due to oxide trapped charge. Ratios of x-ray to CO-60 radiation-induced threshold voltage shifts due to oxide trapped charge on the order of 0.6 and 0.8 have been reported at fields of 0.1 MV/cm, for dose enhancement factors of 1.0 and 1.4, respectively [1] . The dose enhancement factor for these devices is expected to be between 1.0 and 1.4 [20] .
These ratios are reasonably consistent with our x-ray and CO-60 correlation ratios (shown in Figures 5 and 9 ) for all irradiation bias conditions at doses less than 200 krad(SiOJ.
The x-ray to CO-60 correlation ratios shown in this work generally increase with increasing dose instead of remaining constant. Because of the low fields present in the buried oxide for all of the bias configurations, it is likely that charge trapped in the buried oxide during irradiation will generate non-negligible space charge fields. These space charge fields will alter the electric fields within the buried oxide, and may ultimately retard additional hole transport toward the top buried oxide interface. This is analogous to the space charge effects proposed to modify the distribution of trapped holes in bipolar base oxides [21] -[23] , and consequently is consistent with differences in x-ray to CO-60 response for these types of oxides as well [24] . At high doses the effects of higher initial hole charge yields for CO-60 irradiations may be negated by the generation of space charge fields in the buried oxide. The fact that the magnitude of the differences in CO-60 vs. x-ray response depends on the type of buried oxide suggests that the amount of charge buildup with bias configuration depends on the details of charge traps (both hole and electron) within the buried oxide. This implies that there can be a complex relationship between bias configuration and buried oxide trapping properties (e.g., the type of buried oxide) on charge buildup in SOI buried oxides.
V. HARDNESS ASSURANCE ISSUES
X-ray irradiations are easily performed at the wafer level and can be performed at much higher dose rates than typical CO-60 radiation sources [5] , [18] . These factors often make xray sources the prefemed radiation source for assessing radiation effects in SOI devices and monitoring the stability of process technologies. However, as shown above and in previous work [7] , the back-gate threshold voltage shift for transistors irradiated using x rays can be considerably different than the back-gate threshold voltage shift for transistors irradiated using CO-60 gamma rays.
One approach to improving the correlation between x-ray and CO-60 irradiations is a simple overtest using x rays. For example, for the devices studied here we could match the 100 krad(Si02) CO-60 irradiations for the transistors fabricated on SIMOX substrates by irradiating devices with x rays to 40% higher dose levels. This method might be successful because SfMOX transistors in all bias configurations show the same correlation ratio at this dose. We can match the OFF bias CO-60 irradiations for the transistors fabricated on Unibond substrates by irradiating devices with x rays to 60% higher dose levels. However, this approach will overestimate the amount of CO-60 degradation for the O V bias configuration.
Recall that O V and ON bias irradiations produce similar back-gate threshold voltage shifts. In some sensitive circuit cells an imbalance between ON and OFF biased irradiations could potentially contribute to circuit failure, for cases in which significant back-channel leakage is present [25] . Thus, a simple overtest using x rays may not produce the same imbalance, and therefore may not always replicate the same circuit failure as a CO-60 irradiation. In addition, because the correlation ratio changes with dose for transistors fabricated on either substrate type, a different x-ray overtest percentage would be required for each total dose level. While this approach may be simple, its usefulness is probably limited to transistor-level testing at pre-calibrated dose levels.
Another possible solution for improving correlation is to increase the electric field in the buried oxide for the x-ray irradiations to try to compensate for differences in charge yield for the CO-60 irradiations. Unfortunately, altering the electric field in the buried oxide will also affect the charge transport and trapping properties.
To evaluate this test method, transistors fabricated on SIMOX wafers were irradiated using x rays with substrate biases from O to 5 V. Figure 11 is a plot of the back-gate threshold voltage shifts for transistors irradiated in an OFF or O V bias configuration. Samples were irradiated with x rays at a dose rate of 1667 rad(SiOJ/s or with CO-60 gamma rays at a dose rate of 50 rad(Si02)/s. The O V and OFF biased x-ray irradiations were performed with a +1 V substrate bias. Recall that with a substrate bias of O V, a -4090 higher x-ray dose level was required to obtain the same back-gate threshold voltage shifts as for a CO-60 irradiation. By increasing the substrate bias to 1 V for the x-ray irradiations, the OFF bias x-ray and CO-60 irradiations agree almost exactly up to 500 krad(SiOJ. However, the O V biased x-ray irradiations now produce larger back-gate threshold voltage shifts than the CO-60 irradiations.
Increasing the substrate bias for x-ray irradiations can therefore produce the same level of degradation as a CO-60 irradiation in an individual transistor for a given bias condition, but may not produce the same degradation for all bias conditions that exist in an IC.
To conclude, irradiating devices with x rays to higher total dose levels, or attempting to account for charge yield effects by increasing the substrate bias for an x-ray irradiation, could . , , 5 be used to match x-ray and CO-60 back-gate tlreshold voltage shifts in n-channel transistors under limited conditions. This may be useful for bounding total dose response in cases where worst-case bias conditions can be clearly identified, and where complications like cell imbalance effects do not exist. However, neither of these test methods is sufficiently general to consistently replicate the CO-60 irradiation-induced failure modes of complex ICS. As a result, hardness assurance qualification testing of SOI ICS may always need to be performed using CO-60 radiation sources. In spite of this, wafer-level x-ray testing remains an excellent choice for rapid process monitoring and technology development.
VI. SUMMARY
Transistors fabricated on SIMOX and Unibond SOI substrates were irradiated with 10-keV x rays and CO-60 gamma rays. Differences in back-gate threshold voltage shifts of up to 60% were observed between the x-ray and CO-60 irradiations. The amount of difference depended on the bias configuration, the total dose level, and the type of SOI substrate. Because of these complex differences in transistor response to CO-60 and x-ray irradiation, CO-60 irradiation must continue to be used for hardness assurance qualification testing of ICS.
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